

DS1220Y 16K Nonvolatile SRAM

FEATURES

- .10 years minimum data retention in the absence of external power
- .Data is automatically protected during power loss
- .Directly replaces 2k x 8 volatile static RAM of EEPROM
- .Unlimited write cycles
- .Low-power CMOS
- .JEDEC standard 24-pin DIP package
- .Read and write access times as fast as 100ns
- .Full ±10% operating range
- .Optional industrial temperature range of -40 to +85 designated IND

PIN ASSIGNMENT

A7	1	24 🛮	VCC
A6	\square_2	23	A8
A5	■ 3	22 🔳	<u>A9</u>
A4	4	21 🔳	$\underline{\mathrm{WE}}$
A3	I 5	20 🛮	OE
A2	6	19 🛮	<u>A1</u> 0
A1	1 7	18 🛮	CE
A0	■8	17	DQ7
DQ0	9	16	DQ6
DQ1	1 0	15 □	DQ5
DQ2	1 11	14	DQ4
GND	1 2	13 🛮	DQ3

24-Pin ENCAPSULATED PACKAGE 720-mil EXTENDED

PIN DESCRIPTION

A0-A10	-Address Inputs
DQ0-DQ7	-Data In/Data Out
CS	-Chip Enable
WE	-Write Enable
ŌĒ	-Output Enable
Vcc	-Power (+5V)
GND	-Ground

DESCRIPTION

The DS1220Y 16K Nonvolatile SRAM is a 16, 384-bit, fully static, nonvolatile RAM organized as 2048 words by 8 bits. Each NV SRAM has a self-contained lithium energy source and control circuitry which constantly monitors Vcc for an out-of-tolerance condition. When such a condition occurs, the lithium energy source is automatically switched on and write protection is unconditionally enabled to prevent data corruption. The NV SRAM can be used in place of existing 2K x 8 SRAMs directly conforming to the popular bytewide 24-pin DIP standard. The DS1220Y also matches the pinout of the 2716 EPROM or the 2816 EEPROM, allowing direst substitution while enhancing performance. There is no limit on the number of write cycles that can be executed and no additional support circuitry is required for microprocessor interfacing.

READ MODE

The DS1220Y executes a read cycle whenever $\overline{\mathbb{WE}}$ (Write Enable) is inactive (high) and $\overline{\mathbb{CE}}$ (Chip Enable) and $\overline{\mathbb{CE}}$ (Output Enable) are active (low). The unique address specified by the 11 address inputs (A0-A10) defines which of the 2048 bytes of data is to be accessed. Valid data will be available to the eight data output drivers within t_{ACC} (Access Time) after the last address input signal is stable, providing the $\overline{\mathbb{CE}}$ and $\overline{\mathbb{OE}}$ access times are also satisfied. If $\overline{\mathbb{CE}}$ and $\overline{\mathbb{CE}}$ and oe access times are not satisfied, then data access must be measured from the later-occurring signal and the limiting parameter is either t_{CO} for $\overline{\mathbb{CE}}$ or t_{OE} for $\overline{\mathbb{CE}}$ rather than address access.

WRITE MODE

The DS1220Y executes a write cycle whenever the $\overline{\mathbb{WE}}$ and $\overline{\mathbb{CE}}$ signals are active (low) after address inputs are stable. The later-occurring falling earlier rising edge of $\overline{\mathbb{CE}}$ or $\overline{\mathbb{WE}}$. All address inputs must be kept valid throughout the write cycle. $\overline{\mathbb{WE}}$ must return to the high state for a minimum recovery time (twr) before another cycle can be initiated. The $\overline{\mathbb{OE}}$ control signal should be kept inactive (high) during write cycles to avoid bus contention. However, if the output drivers are enabled ($\overline{\mathbb{CE}}$ and $\overline{\mathbb{OE}}$ active) then $\overline{\mathbb{WE}}$ will disable the outputs in topw from its falling edge.



DS1220Y 16K Nonvolatile SRAM

DATA RETENTION MODE

The DS1220Y provides full-functional capability for Vcc greater than 4.5 volts and write protects at 4.25 nominal. Data is maintained in the absence of Vcc without any additional support circuitry. The DS1220Y constantly monitors Vcc. Should the supply voltage decay, the NV SRAM automatically write protects itself, all inputs become "don't care," and all outputs become high-impedance. As Vcc falls below approximately 3.0 volts, a power switching circuit connects the lithium energy source to RAM to retain data. During power-up, when Vcc rises above approximately 3.0 volts, the power switching circuit connects external Vcc to RAM and disconnects the lithium energy source. Normal RAM operation can resume after Vcc exceeds 4.5 volts.

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to Ground -0.3V to +7.0V

Operating Temperature 0 to 70; -40 to +85 for IND parts
Storage Temperature -40 to +70; -40 to +85 for IND parts

Soldering Temperature 260 for 10 seconds

RECOMMENDED DC OPERATING CONDITIONS (TA: See Note 10)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Power Supply Voltage	Vcc	4.5	5.0	5.5	V	
Input Logic 1	V _{IH}	2.2		Vcc	V	
Input Logic 0	V _{IL}	0.0		+0.8	V	

DC ELECTRICAL CHARACTERISTICS (T_A:See Note 10; Vcc=5V ±10%)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Leakage Current	I _{IL}	-1.0		+10	μΑ	
I/O Leakage Current	I _{IO}	-10		+1.0	μΑ	
CE≥V _{IH} ≤ Vcc						
Output Current @ 2.4 V	I _{OH}	-1.0			mA	
Output Current @ 0.4V	I _{OL}	2.0			mA	
Standby Current CE=2.2V	I _{CCSI}		3.0	7.0	mA	
Standby Current CE=Vcc-0.5V	I _{CCS2}		2.0	4.0	mA	
Operating Current t _{CYC} =200ns	Icco1			75	mA	
(Commercial)						
Operating Current t _{CYC} =200ns	Icco1			85	mA	
(Industrial)						
Write Protection Voltage	V_{TP}		4.25		V	

$CAPACITANCE (T_A=25)$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Capacitance	C _{IN}		5	10	pF	
Input/Output Capacitance	C _{I/O}		5	12	pF	

^{*} This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.




AC ELECTRICAL CHARACTERISTICS

 $(T_A: See Note 10; Vcc = 5.0V \pm 10\%)$

PARAMETER	SYM	DS1220Y-100		DS122	DS1220Y-120 DS1220Y-		OY-150	-150 DS1220Y-200		UNITS	NOTE
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	7	
Read Cycle Time	t _{RC}	100		120		150		200		ns	
Access Time	t _{ACC}		100		120		150		200	ns	
OE to Output Valid	t _{OE}		50		60		70		100	ns	
OE to Output Valid	t _{CO}		100		120		150		200	ns	
OE or CE to Output Active	t _{COE}	5		5		5		5		ns	5
Output High Z From Deslection	t _{OD}		35		35		35		35	ns	5
Output Hold from Address Change	t _{OH}	5		5		5		5		ns	
Write Cycle Time	twc	100		120		150		200		ns	
Write Pulse Width	t _{WP}	75		90		100		150		ns	3
Address SetupTime	t _{AW}	0		0		0		0		ns	
Write Recovery Time	t _{WR1}	0		0		0		0		ns	12
	t _{WR2}	10		10		10		10		ns	13
Output High Z from WE	t _{ODW}		35		35		35		35	ns	5
Output Active from WE	t _{OEW}	5		5		5		5		ns	4
Data Setup Time	t _{DS}	40		50		60		80		ns	4
Data Hold Time	t _{DH1}	0		0		0		0		ns	12
	t _{DH2}	10		10		10		10		ns	13


READ CYCLE



SEE NOTE1




WRITE CYCLE 1



SEE NOTES 2,3,4,6,7,8 AND 12


WRITE CYCLE 2



SEE NOTE 2,3,4,6,7,8 AND 13



POWER-DOWN/POWER-UP CONDITION



SEE NOTE 11

POWER-DOWN/POWER-UP TIMING

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
CE at V _{IH} before Power-Down	t _{PD}	0		μs	11
V _{CC} Slew from VTP to 0V	t _F	100		μs	
Vcc Slew from 0V to V _{TP}	t _R	0		μs	
CE at V _{IH} after Power -Up	t _{REC}		2	ms	

 $(T_A=25)$

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Expected Data Retention Time	t _{DR}	10		years	9

WARNING:

Under no circumstance are negative undershoots, of any amplitude, allowed when device is in battery backup mode.

NOTES:

- 1. WE is high for a read cycle.
- $2.\overline{OE} = V_{IH}$ or V_{IL} . If $\overline{OE} = V_{IH}$ during a write cycle, the output buffers remain in a high impedance state.
- 3.t_{WP} is specified as the logical AND of \overline{CE} and \overline{WE} . t_{WP} is measured from the latter of \overline{CE} or \overline{WE} going low to the earlier of \overline{CE} or \overline{WE} going high.
- $4.t_{DS}$ are measured from the earlier of \overline{CE} or \overline{WE} going high.
- 5. These parameters are sampled with a 5 pF load and are not 100% tested.
- 6.If the $\overline{\mathsf{CE}}$ low transition occurs simultaneously with or later than the $\overline{\mathtt{WE}}$ low transition in write cycle 1, the output buffers remain in a high impedance state during this period.
- 7.If the \overline{CE} high transition occurs prior to or simultaneously with the \overline{WE} high transition, the output buffers remain in a high impedance state during this period.
- 8.If WE is low or the WE low transition occurs prior to or simultaneously with the CE low transition, the output buffers remain in a high impedance state during this period.
- 9.Each DS1220Y is marked with a 4-digit date code AABB. AA designates the year of manufacture. BB designates the week of manufacture. The expected t_{DR} is defined as starting at the date of manufacture.



- 10.All AC and DC electrical characteristics are valid over the full operating temperature range. For commercial products, this range is 0 to 70 . For industrial products (IND), this range is -40 to +85 .
- 11. In a power-down condition the voltage on any pin may not exceed the voltage of Vcc.
- 12.t_{WR1}, t_{DH1} are measured from ₩ going high.
- $13.t_{WR2},t_{DH2}$ are measured from \overline{CE} going high.
- 14.DS1220Y modules are recognized by Underwriters Laboratory (U.L ®) under file E99151 (R).

DC TEST CONDITIONS

Outputs open.

All voltages are referenced to ground.

AC TEST CONDITIONS


Output Load: 100pF +1TTL Gate Input Pulse Levels: 0-3.0V

Timing Measurement Reference Levels

Input: 1.5V Output 1.5V

Input Pulse Rise and Fall Times: 5ns

ORDERING INFORMATION





DS1220Y NONVOLATILE SRAM,24-PIN 720-MIL EXTENDED MODULE



